A SPEED Cache Coherence Protocol for an Optical Multi-Access Interconnect Architecture
نویسندگان
چکیده
This paper presents a low overhead, high performance cache coherence protocol designed to exploit high bandwidth point-to-point and broadcast features of optics. SPEED integrates the virtues of snoopy-based schemes and directory-based schemes into one eecient protocol. Directory-assist is used exclusively for read traac to eliminate unnecessary broadcasts while snoopy-assist is used exclusively for write and synchronization traac to reduce directory overhead and synchronization complexities. The proposed protocol has the potential to increase performance as a result of its global independence between read and write operations, concurrency in channel access, reduced contention, and eecient broadcast of coherence and synchronization events.
منابع مشابه
Photonic Architectures for Distributed Shared Memory Multiprocessors
This paper studies the interaction between the access protocol used to provide arbitration for a wavelengthdivision multiple access photonic network and the cache coherence protocol required to support a distributed shared memory environment. The architecture is based on wavelength division multiplexing which enables multiple multi-access channels to be realized on a single optical fiber. Large...
متن کاملPhase-Priority based Directory Coherence for Multicore Processor
As the number of cores in a single chip increases, a typical implementation of coherence protocol adds significant hardware and complexity overhead. Besides, the performance of CMP system depends on the data access latency, which is highly affected by coherence protocol and on-chip interconnect. In this paper, we propose PPB (PhasePriority Based) cache coherence protocol, an optimization of mod...
متن کاملA Practical Symmetric Multi-Processor Architecture Design Study using Optical Multi-Drop Networks
This paper presents a design study for a scalable symmetric multi-processor (SMP) server computer design that is implemented using optical components. The design heavily exploits the capability of optics to support high-bandwidth multi-source, multi-drop transmission (optical broadcast), since such a large portion of the intra-SMP traffic can benefit from broadcast signal transmission to assure...
متن کاملHybrid Shared-aware Cache Coherence Transition Strategy
Chip-multiprocessors have played a significant role in real parallel computer architecture design. For integrating tens of cores into a chip, designs tend towards with physically distributed last level caches. This naturally results in a Non-Uniform Cache Access design, where on-chip access latencies depend on the physical distances between requesting cores and home cores where the data is cach...
متن کاملEfficient Cache Coherence on Manycore Optical Networks
Ever since industry has turned to parallelism instead of frequency scaling to improve processor performance, multicore processors have continued to scale to larger and larger numbers of cores. Some believe that multicores will have 1000 cores or more by the middle of the next decade. However, their promise of increased performance will only be reached if their inherent scaling challenges are ov...
متن کامل